Pinned Loading

1. Synchronous-and-Asynchronous-FIFO-Design Synchronous-and-Asynchronous-FIFO-Design Public

   Verilog 2

2. UART_Protocol UART_Protocol Public

   Verilog 2

3. I2C-Communication-Protocol I2C-Communication-Protocol Public

   Verilog 2

4. MIPS-32-Pipeline-Processor MIPS-32-Pipeline-Processor Public

   Verilog 2

5. FPGA-Digital-Clock FPGA-Digital-Clock Public

   This Repository contains about the Design and Implementation of an Digital Clock with Alarm Functionality and Implemented on the Artix 7 Basys 3 FPGA Board.

   Verilog 2

6. System-Verilog System-Verilog Public

   SystemVerilog 1